cmp46.job
TOP = cmp46
PART = "4013epq240-3"
read -format vhdl cmp46.vhd
uniquify
current_design TOP
remove_constraint -all
compile -map_effort high
report_fpga > cmp46.fpga
report_timing > cmp46.timing
write -format db -hierarchy -output cmp46.db
exit