bufgs.job
TOP = bufgs
PART = "4013epq240-3"
read -format vhdl bufgs.vhd
uniquify
current_design TOP
remove_constraint -all
compile -map_effort high
report_fpga > bufgs.fpga
report_timing > bufgs.timing
write -format db -hierarchy -output bufgs.db
exit