acc46.job
TOP = acc46
PART = "4013epq240-3"
read -format vhdl acc46.vhd
uniquify
current_design TOP
remove_constraint -all
compile -map_effort high
report_fpga > acc46.fpga
report_timing > acc46.timing
write -format db -hierarchy -output acc46.db
exit