listener.job
TOP = listener
PART = "xcv800fg680-5"
read -format verilog listener.v
uniquify
current_design TOP
remove_constraint -all
compile -map_effort high
report_fpga > listener.fpga
report_timing > listener.timing
write -format db -hierarchy -output listener.db
exit