TOP = startup
PART = "4013EPQ240-3"
read -format vhdl startup.vhd

uniquify

current_design TOP
remove_constraint -all

compile -map_effort high

report_fpga > startup.fpga

report_timing > startup.timing

write -format db -hierarchy -output startup.db
exit